RflySim-RT

None

kechenxu@buaa.edu.cn

Table of contents	
1. RflySim-RT	3
1.1 1.1	3
1.2 1.2	3
2.	4
2.1	4
3.	17
3.1 WIFI	17
3.2 PX4 1.12	20
3.3	21
3.4	26
4.	33
4.1	33
4.2 FPGA	43
4.3	59
4.4	66
5.	67
5.1	67
6.	71
6.1 MkDocs Plugins	71

1. RflySim-RT

RflySim-RT RflySim RT		RflySim
RflySim-RT SocFPGA	A	ARM A53 FPGA
1.1 1.1		
• ARM A53	, .	
• Letter Shell	, .	xc_shell.
• FATES	SD	littlefs
• wifi	RflySim3D	,
• wifi	Shell	

- 2000Hz
- **(**<u>cJSON</u>) . SD , PC , , ,

1.2 1.2

- 🗌 PX4 ulog , ulog API .
- MAVLINK , QGC ,
- 🗆 PC
- ____, PC (shell PC), , , , , .
- \Box ls cd rm cat



仿真器 运行仿真模型和传感器模型



仿真器 运行仿真模型和传感器模型

Tip

1.1

- ALINX MPSoC
- Pixhawk 4
- GH1.25
- wifi

AXU2CG-E

XCZU2CG-SFVC784-1-E

Note			
Pixhawk 4	SPI	PX4	SPI
Pixhawk 4	STM32F765	216MHz	
Pixhawk 5X	STM32F765	216MHz	
Pixhawk 6X	STM32H753	480MHz	
Holybro Durandal	STM32H743	480MHz	
CUAV V5+	STM32F765	216MHz	
CUAV X7+	STM32H743	480MHz	
CUAV X7+ Pro	STM32H743	480MHz	
CUAV Pixhawk V62	X STM32H753	480MHz	
Kore Carrier board	l Hex C	ube-	SPI

2.1.1 1.

1.2

GH1.25

, .

Pixhawk 4

Note					
	PIN 1,	VCC			





I2C A		
Pin	Signal	Volt
1(red)	VCC ·	+5V
2(black) SCL4	+3.3V
3(black) SDA4	+3.3V
4(black) GND	+3.3V
Pixhaw	k GPS	
D		
Pin	Signal	Volt
1(red)	VCC	+5V
2(black) TX4(out	t) +3.3V
3(black	:) RX4(in)	+3.3V
4(black) SCL1	+3.3V
5(black) SDA1	+3.3V
Pixhaw	k SPI	

Pin Signal Volt

1(red) VCC +5V 2(black)SCK +3.3V 3(black)MISO +3.3V 4(black)MOSI +3.3V 5(black)CS1 +3.3V 6(black)CS2 +3.3V 7(black)GND GND Pixhawk I/O PWM OUT FMU PWM OUT

Pin Signal Volt 1(red) VDD_SERVO 2(black) IO_CH1\FMU_CH1+3.3V 3(black) IO_CH2\FMU_CH2+3.3V 4(black) IO_CH3\FMU_CH3+3.3V

5(black) IO_CH4\FMU_CH4 +3.3V 6(black) IO_CH5\FMU_CH5 +3.3V 7(black) IO_CH6\FMU_CH6 +3.3V 8(black) IO_CH7\FMU_CH7 +3.3V 9(black) IO_CH8\FMU_CH8 +3.3V 10(black) GND GND

Note

Pixhawk4-Pinouts.pdf

,



FPGA IO引脚定义,与飞控对应接口匹配关系



1.3 1. PS USB	
Note MobaXterm\ Putty\ SecureCRT\ WindTerm	
2.	
Note DC	
2.1.2 2. RflySim-RT FPGA SPI I2C PX4 SPI IMU	Pixhawk 4 SPI I2C
Note PX4 v1.11 v1.12 PX4 1.12	
RflySim RflySim-RT Pixhawk 4 PX4PSP\Firmware\boards\px4\fmu-v5\init\rc.board_sensors \Firmware\boards X RflySim	X:
Note Firmware\boards\px4\fmu-v5\init\ rc.board_sensors Windows	vscode

rc.board_sensors
<pre>#!/bin/sh # # PX4 FMUv5 specific board sensors init #</pre>
adc start if ! icm20689 -S start then # Internal SPI bus ICM-20602 #icm20602 -s -R 2 start
Internal SPI bus ICM-20689 icm20689 -s -R 2 start
<pre># Internal SPI bus BMI055 accel/gyro #bmi055 -A -R 2 -s start #bmi055 -G -R 2 -s start</pre>
internal compass #ist8310 -I start fi
<pre>if ! ms5611 -X start then # Baro on internal SPI ms5611 -s start fi #icm20689 -S start #ms5611 -X start</pre>

Warning

QGroundControl					
⁄ Back < 😵	Vehicle Setur	p			
🗖 MK R.					您将会从以
📩 Ø#	毛体 ID	机架	•	212240	传感器
81. 34	机灰 日 机架类型 飞机 固件版本		Quadrotor x Generic 250 Racer 1.11.3dev	能罗兰0 陀螺仪 加速度计	
(e)) ####	自定义固件。版本、				
00 xi23					
M tous		电跳	•		安全
<u>~</u>) чж	电池满电 电池耗尽		4.200 3.700	低电量故障保护 遥控信号丢失故P	11保护
0 OdrouneControl	Vehicle Setup		Rover		
02xxxx32xxxxx 2 Back < % 4 R.R 4 R.R 4 R.R 6 R.R	Vehicle Setup	0	Rover		Simulation (Copter)
03reunsControl 2 Back < 00 2 服況 1 服況 1 服況 1 服況 (0)) 代格器	Vehicle Setup	0	Rover		Simulation (Capter)
OSecuritizante 図 Back 第日 第日 <td< td=""><td>Vehicle Setup</td><td>• • •</td><td>Rover</td><td></td><td>Simulation (Copter)</td></td<>	Vehicle Setup	• • •	Rover		Simulation (Copter)

2.1.3 3.

SER_GPS1_BAUD	115200 8N1	Baudrate for the GPS 1 Serial Port
GPS_UBX_DYNMODEL	airborne with $<$	lg acu-blox GPS dynamic platform model
2.1.4 4.		
SD :		
1. SD	SD	

https://bhpan.buaa.edu.cn:443/link/1FF3201F500F3D00A9C483235A36B653 2023-09-01 23:59

Warning									
• SD	FAT32 BOOT.bin								
	SD			0101					
<u></u>	BT1							1	
1		Boot	Mode	SW1[0:	3]		ši 🖌		
		OSF	132	001	0				
		SD	2.0	010	1	121	A. SW1		

3. SD

2.

USB

CP210X

0110

~ 算 端口 (COM 和 LPT) 員 Silicon Labs CP210x USB to UART Bridge (COM16)

EMMC

MobaXterm 115200 help

💐 Moba	Kterm														- 0	×
Terminal	Sessions	View	X server	Tools	Games	Settings	Macros	Help			_					
<u></u>	X		•	*		<u> </u>	Y	* *	1	¢۵	?				X	C
Session	Servers 1	Tools	Games	Sessions	View	Split	MultiExec	Tunneling	Packages	Settings	Help				X server	Exit
QUICK]/ 🕯	4											
« ^{•••}	ser sessions	199 195														**
Su	192.168.1	199.89 (p	i)													
Sessi	WSL-Ubur	ntu														
*	WSL-Ubur	ntu-18.04														
sis .																
1																
SOLO																
Mac												>.	Maha	Vhavea		
*								- 0					Moda.	xterm		
													V			
												Start local term	ninal			
												Find existi	na session or serv	er name		
												Tind exist	ing session of serv	er humen.		
													Recent sessio	ns		
												Serial (COM) (1)	🔊 Serial (COM)	192.168.199.89 (pi)		
												192.168.199.195				
												Enable advanced feature	es and enhance security w	ith MobaXterm Professional Edition!		
UNREGIST	RED VERSIO	DN - Plea	ise support	MobaXterr	m by subscri	bing to the	professional	l edition her	e: https://r	nobaxterm.m	obatek.ne	et				

A Serial (COM) × → help		
Command List: setVar help users cmds vars keys clear sh	CMD CMD CMD CMD CMD CMD CMD CMD	set var show command info list all user list all cmd list all var list all key clear console run command directly
RflySim:/\$		

wifi RflySim3D

wifi



2.1.5 5.



FPGA

NuttShell (NSH) nsh> sensors status INFO [sensors] selected gyro: 3932202 (0) INFO [data validator] validator: best: 0, prev best: 0, failsafe: NO (0 events) val: -0.0103, lp: -0.0001 mean dev: -0.0000 RMS: 0.0060 conf: 1.0000 val: 0.0043, lp: -0.0002 mean dev: 0.0001 RMS: 0.0061 conf: 1.0000 val: 0.0048, lp: 0.0001 mean dev: -0.0000 RMS: 0.0060 conf: 1.0000 INFO [data_validator] INFO [data_validator] validator: best: 0, prev best: 0, failsafe: NO (0 events) INFO [data_validator] sensor #0, prio: 100, state: OK val: 0.0600, lp: 0.0050 mean dev: 0.0005 RMS: 0.1177 conf: val: 0.1085, lp: 0.0060 mean dev: 0.0009 RMS: 0.1187 conf: val: -9.8621, lp: -9.7857 mean dev: 0.0004 RMS: 0.1202 conf: INFO [data_validator] INFO [data_validator] 1.0000 INFO [sensors] selected mag: 396809 (0) INFO [data validator] validator: best: 0, prev best: 0, failsafe: NO (0 events) val: 0.2790, lp: 0.2767 mean dev: -0.0000 RMS: 0.0016 conf: 1.0000 val: -0.0360, lp: -0.0350 mean dev: -0.0000 RMS: 0.0016 conf: 1.0000 val: 0.4736, lp: 0.4723 mean dev: -0.0000 RMS: 0.0016 conf: 1.0000 INFO [data_validator] INFO [vehicle_air_data] selected barometer: 4027937 (0) INFO [data_validator] validator: best: 0, prev best: 0, failsafe: NO (0 events) INFO [data_validator] sensor #0, prio: 75, state: OK INFO [data_validator] val: 101325.0000, lp: 101324.5313 mean dev: -0.0874 RMS: 0.6128 conf: 1.0000 INFO [data validator] val: 24.9900, lp: 24.9900 mean dev: 0.0000 RMS: 0.0000 conf: 1.0000 val: 0.0000, lp: 0.0000 mean dev: 0.0000 RMS: 0.0000 conf: 1.0000 INFO [sensors] Airspeed status: INFO [data_validator] no data INFO [vehicle_acceleration] selected sensor: 3932202 (0), rate: 396.9 Hz [vehicle acceleration] estimated bias: [0.0000 0.0000 0.0000] INFO [vehicle_angular_velocity] selected sensor: 3932202 (0), rate: 396.9 Hz INFO [vehicle_angular_velocity] estimated bias: [0.0000 0.0000 0.0000] INFO [sensor calibration] GYRO 3932202 EN: 1, offset: [-0.0004 0.0001 -0.0006] INFO [vehicle_imu] IMU ID: 3932202, accel interval: 2512.7 us, gyro interval: 2512.7 us vehicle imu: accel data gap: 1 events vehicle_imu: gyro data gap: 1 events vehicle_imu: accel update interval: 24206 events, 2518.92us avg, min 2509us max 3495us 69.303us rms vehicle imu: gyro update interval: 24208 events, 2518.92us avg, min 2509us max 3495us 69.300us rms INFO [sensor calibration] GYRO 3932202 EN: 1, offset: [-0.0004 0.0001 -0.0006]

- Px4 1.11.3
- •
- •
- •

3.					
3.1 V	VIFI				
WIFI		WIFI			
WIFI	921600 UDP	IP	20010		
ATK-ESP8 USB Note	WIFI				
12		2			
3.1.1 1					
PC USB V	COM-SAT VIFI AT	UDP	WIFI		

1. WIFI SAT

AT+CWMODE=1				
2.				
AT+RST				
3. WIFI	<wifi-name></wifi-name>	<password></password>		
AT+CWJAP=" <wif< td=""><td>i-name>","<password>"</password></td><td></td><td></td><td></td></wif<>	i-name>"," <password>"</password>			
4.				
AT+CIPMUX=0				
5.	192.168.XXX.XXX	IP	255.255.255.255	
AT+CIPSTART="U	DP","192.168.XXX.XXX",1455	0		

3.1.2 2 WIFI RflySim3D 20010 Tip • QGC 14550 • RflySim3D 20010 WIFI 921600 • 1. +++ 2. AT+CIPSTATUS 3. IP

AT+CIFSR

4. WIFI

AT+CWJAP=" <wifi-name>".</wifi-name>	" <password>"</password>
ATTENDIA WITTENANCE)	-pussion u-

5.

AT+SAVETRANSLINK=<mode>,<remote IP>,<remote port>,<type>,<TCP keep alive>,<UDP local port>

<mode> 0 1 <remote IP> IP "192.168.XXX.XXX" <remote port> <type> "TCP" "UDP" <TCP keep alive> <UDP local port> UDP

AT+SAVETRANSLINK=1,"192.168.XXX.XXX",20010,"UDP",20011

6.

AT+UART=921600,8,1,0,0

7.				
AT+SAVETRANSLINK=0				
3.1.3 3				
ATK-ESP8266 WIFI	_V1.3.pdf			

```
PX4 1.12
3.2
  1.12 1.11
     1. IST8310
                                FPGA
     2. IST8310
               1.12
1.12
                     1.11
                            1.12
                                       rc.board sensors
                                                             Pixhawk 4
#!/bin/sh
#
# PX4 FMUv5 specific board sensors init
#-----
board adc start
if ! icm20689 -S start
then
# Internal SPI bus ICM-20602
icm20602 -s -R 2 -q start
# Internal SPI bus ICM-20689
icm20689 -s -R 2 start
# Internal SPI bus BMI055 accel/gyro
bmi055 -A -R 2 -s start
bmi055 -G -R 2 -s start
fi
if ! ms5611 -X start
then
# Baro on internal SPI
ms5611 -s start
fi
if ! ist8310 -X -R 10 start
then
# internal compass
ist8310 -I -R 10 start
# External compass on GPS1/I2C1 (the 3rd external bus): standard Holybro Pixhawk 4 or CUAV V5 GPS/compass puck (with light
ist8310 -X -b 1 -R 10 start
fi
```



param		
param list		
param listfile		
param save		
param save <filename></filename>		
param load		
param load <filename></filename>		
param set <index> <value></value></index>		
param set <index> <value_index> <value></value></value_index></index>		
param set <filename></filename>		

param

3.3.2

• param list

RflySim:/\$ param list FrameConfigPath is: H250.json SensorConfigPath is: SensorConfig.json EnvConfigPath is: EnvConfig.json [0]Mass is: 0.752000 [1]C md is: 0.000100 0.000100 0.000060 [2]] is: 0.005600 0.000000 0.000000 $0.000000 \quad 0.005600 \quad 0.000000$ $0.000000 \quad 0.000000 \quad 0.010400$ [3]motorCr is: 0.000000 [4]motorFitType is: 2.000000 [5]motorJm is: 8.849300 [6]motorMinThr is: 0.148000 [7]motorRateCurveCoeffi is: -2143.000000 5113.000000 -458.400000 [8]motorTc is: 0.032000 [9]motorWb is: 0.000000 [10]rotorCt is: 1.345000 [11]NoiseVarAcc0 is: 0.000100 0.000100 0.001000 [12]NoiseVarGyro0 is: 0.000050 0.000050 0.000050 [13]NoiseVarMag0 is: 0.000002 0.000002 0.000002 [14]PositionAcc0 is: 0.000000 0.000000 0.000000 [15]DisplayUAVType is: 3.000000 [16]CopterID is: 6031.000000 [17]RotorDirection is: 1.000000 1.000000 -1.000000 -1.000000 0.000000 0.000000 0.000000 [18]EfficiencyMatrix is: 0.016600 0.016600 -0.016600 -0.016600 0.000000 0.000000 0.000000 0.000000 [19]BoardRotation is: 0.000000 0.000000 45.000000 [20]IST8310_ConvertRatio is: 1320.000000 [21]Using_OneShot is: 1.000000

FrameConfigPath is: H250.json

H250.json

• param listfile

SD

RflySim:/\$ param listfile	
: System Volume Information	
: Config.txt	
: MainConfig.json	
: FrameConfig.json	
: BOOT.BIN	
: H250.json	
: F450.json	
: F550.json	
: octo.json	
: backup	
: modulocto.json	
no more file	
MainConfig ison	SD
· · · · · · · · · · · · · · · · · · ·	52

•]	param save param list
	RflySim:/\$ param save File <h250.json> Save Successfully.</h250.json>

• param save <filename></filename>	
• <filename></filename>	.json
RflySim:/\$ param save H250.json File <h250.json> Save Successfully. File <h250.json> is updated to Frame</h250.json></h250.json>	configPath Successfully.

• param load

RflySim:/\$ param load File <H250.json> Load Successfully.

• param load <filename></filename>
• <filename> .json</filename>
RflySim:/\$ param load H250.json File <h250.json> Load Successfully. File <h250.json> is updated to FrameConfigPath Successfully.</h250.json></h250.json>
• param set <index> <value></value></index>
param save param save <filename></filename>
• <index> param list</index>
• <value></value>
• param set <index> <value_index> <value> param set <index> <value></value></index></value></value_index></index>
• < index> param list • < value index> value index 3v3 value index 0.8
0 3 6
1 4 7
2 5 8
0
• <value></value>
param set 2 3 1
0 2 1
A param act (flagame)
• cfilename> ison







•





•





•



4.
4.1
4.1.1 1.
Windows 10/11
MAILAB 2021a Vivado HDL Coder Support Package for Xilinx Zynq Platform HDL Coder Support Package for Xilinx Zynq Platform Embedded Coder Support Package for ARM Cortex-A Processors Xilinx Unified 2020.1 (Vitis Vivado) Visual Studio 2017 (VS2017) 1.1 MATLAB 2021a Vivado Warning FPGA IP CORE
1attachment_2656440_2022-01-07.zip 2MATLAB 3R2021aIPEmitterVivado.p(MATLAB>\toolbox\hdlcoder\hdlcommon\+hdlturnkey\ +ip\IPEmitterVivado.p(MATLAB>MATLAB 2021a
<pre>1. C:\Users\<username>\Downloads\MathWorks\SupportPackages\R2021a <username> MATLAB <matlab>\bin\win64 SupportSoftwareInstaller.exe 3.</matlab></username></username></pre>
Note • Embedded Coder Support Package for Xilinx Zynq Platform • Embedded Coder Support Package for ARM Cortex-A Processors Linaro Toolchain v4.8

4.

3 Xilinx Unified 2020.1			
https://china.viliny.com/member/forms/download/yef.html2			
name=Xilinx Unified 2020.1 0602 1208.tar.gz			
l. Vitis			
Xilinx Unified 2020.1 Installer - Select Product to Install		-	
Select Product to Install	<		I INI
Select a product to continue installation. You will be able to customize the content in the next page.			
O Vitis			
Installs Vitis Core Development Kit for embedded software and application acceleration development on Xili: installation includes Vivado Design Suite.	nx platfo	rms. Vitis	
() Vivado			
Includes the full complement of Vivado Design Suite tools for design, including C-based design with Vivado implementation, verification and device programming. Complete device support, cable driver, and Document N	High-Lev avigator	el Synthesi included.	LS,
○ On-Premises Install for Cloud Deployments			
Install on-premises version of tools for cloud deployments.			
OBootGen			
Installs Bootgen for creating bootable images targeting Xilinx SoCs and FPGAs.			
O Lab Edition			
Installs only the Xilinx Vivado Lab Edition. This standalone product includes the Vivado Device Programmer tools.	and Viva	do Logic Ar	ıalyzer
Vitis The Unified 2020.1 Installer - Select Product to Install The Unified 2020.1 Installer - Select Product to Install The Product to Install The product to Install The product to continue installation. For will be able to customize the content in the next page The product to continue installation. For will be able to customize the content in the next page. The product to continue installation includes Vivado Design Suite. The product to continue installation for will be able to customize the content in the next page. The product is considered as the product of the product o			
Installs hardware server and JTAG cable drivers for remote debugging.			
O Documentation Navigator (Standalone)			
Xilinx Documentation Navigator (DocNav) provides access to Xilinx technical documentation both on the Web standalone installation without Vivado Design Suite.	and on th	e Desktop.	This is a



• 3.



1.4 Visual Studio 2017

VS MALAB 2021a 2021 VS

vs_Community.exe__

4.1.2 2. Vitis

git

Vitis

• 1.

git clone https://gitee.com/RflyBUAA/rfly-sim-rt-vitis.git

git
~			
称	修改日期	类型	大小
.git	2023/1/6/周五 16:30	文件夹	
HIL_APP	2023/1/6/周五 16:30	文件夹	
HIL_APP_system	2023/1/6/周五 15:59	文件夹	
HIL_System	2023/1/6/周五 16:20	文件夹	
	1 1 1		
gitignore Eclipse Launcher elect a directory as workspace Vitis IDE uses the workspace of	2023/1/6/周五 15:58 ce directory to store its preferences an	文本文档 d development a	1 KB
gitignore Eclipse Launcher Elect a directory as workspace Vitis IDE uses the workspace of Workspace: D:\myWorkSpace	2023/1/6/周五 15:58 ce directory to store its preferences an e\RflySimCourse\socfpga-hil-vitis	文本文档 d development a	1 KB
gitignore Eclipse Launcher elect a directory as workspace Vitis IDE uses the workspace Workspace: D:\myWorkSpace Use this as the default and Restore other Workspace	2023/1/6/周五 15:58 ce directory to store its preferences an e\RflySimCourse\socfpga-hil-vitis do not ask again	文本文档 d development a	1 KB

✓ socfpga-hil-vitis - Vitis IDE File Edit Search Xilinx Project Window Help New Alt+Shift+N> Open File Close Ctrl+W Close Ctrl+Shift+W Close All Ctrl+Shift+W Save Ctrl+Shift+S VITIS Move Save All Ctrl+Shift+S	- 0 ×
File Edit Search Xilinx Project Window Help New Alt+Shift+N >	
New Alt+Shift+N > Open File Close Ctrl+W Close All Ctrl+Shift+W Save Ctrl+Shift+W Save As VITIS Move VITIS	- e
Open File Close Ctrl+W Close All Ctrl+Shift+W Save Ctrl+S Save As VITIS Move	
Close Ctrl+W Close All Ctrl+Shift+W Save Ctrl+S Save As Save All Ctrl+Shift+S Move	
Close All Ctrl+Shift+W Save Ctrl+S Save As Save All Ctrl+Shift+S Move	
Save Ctrl+s Save As Save All Ctrl+shift+s VITIS	
Save As Save All Ctrl+Shift+S Move	
Save All Ctrl+Shift+S VIIIS	
Move	
Rename F2	
e remember of the remember of	
Export	
Properties Alt+Enter	
Switch Workspace >	
Restart PROJECT PLATFORM RESOUR	CES
Lut	
Create Application Project Add Custom Platform Vitis D	ocumentation
Create Platform Project Xilinx)eveloper
Create Library Project	
Import Project	
<	>

• 3. Eclipse

✓ Import Projects	_		×
Import Type			
Select an archive created by the Export Vitis Project wizard, or an Eclipse based project folder or zip fil	e.		
○ Vitis project exported zip file			
Eclipse workspace or zip file			
		-	1
< Back Next > Fini	sh	Cance	el

• 4.

clone		
🚽 Import Projects		
Import Projects		
A Some projects cannot	be imported because they already exist in the workspace	日寻
Select root directory:	D:\myWorkSpace\RflySimCourse\socfpga-hil-vitis ~	Browse
○ Select archive file:	~	Browse
Projects:		
HIL_APP (D:\myWo	orkSpace\RflySimCourse\socfpga-hil-vitis\HIL_APP)	Select All
HIL_APP_system (E	D:\myWorkSpace\RflySimCourse\socfpga-hil-vitis\HIL_APP_system)	Deselect All
✓ HIL_System (D:\my RemoteSystemsTe	yWorkSpace\RtlySimCourse\soctpga-hil-vitis\HIL_System) empEiles (D:\mvWorkSpace\RflySimCourse\soctpga-hil-vitis\RemoteSystemsTempEiles)	
		Retresh
	3 刷新后,使用默	认勾选
<	>	
Options		
Search for nested pro	ojects	
Close peuty imported	orkspace 2 取旧勾匹该坝	
Hide projects that alr	eady exist in the workspace	
Working sets		
Add project to work	ing sets	New
Working sets:	× .	Select
	4 点击完成	Ż
Ø	< Back Next > Finish	Cancel

• 5.



Vitis

4.1.3 3.



git clone https://gitee.com/RflyBUAA/socfpga-hil-platformv2.git

	MATLAB/Simulink Vivado
IP PL	Vivado MATLAB/Simulink
Packa	



TempData		Linear Analysis	•	
	FIFOPush	Design Verifier	•	
FIFOPush		Coverage	•	_
	子系统右键,	快捷菜单中选择HD Metrics Dashboard	L Workflov	v Advisor
9 MagSensorData	MagSensorData	Fixed-Point Tool		
10 12C_SCL_P	I2C_SCL_P	Identify Modeling Clones	•	
	PressureTempClata	Model Transformer	•	
ressureTempData		C/C++ Code		
12	fpga_pwmin1	HDL Code	HDL Co	de Advisor
rpga_pwmin1		PLC Code	Check S	ubsystem Compatibility
fpga_pwmin2	► fpga_swmin2	Polyspace	 Generat 	e HDL for Subsystem
14	fpga_pwmin3	Block Parameters (Subsystem)	HDL Co	der Properties
fpga_pwmin3		Properties	HDL Blo	ck Properties
fpga_pwmin4	fpga_swmin4	Help	HDL Wo	rkflow Advisor
16	figa_pwmin6		Navigat	e to Code
ipgw_pwmino				

Yes No



Run This Task Passed

HDL Workflow Advisor - SensorHub/SensorHub			– 🗆 🗙
File Edit Run Help			
Find: V 🗘 🗘			
File Edit Run Help Find: ✓ Find: ✓ Find: ✓ Find: ✓ File HDL Workflow Advisor ✓ File Edit Run Help File HDL Workflow Advisor ✓ 1. Set Target Interface ✓ Model Set Target Interface ✓ 2. Prepare Model For HDL Code Generation ✓ 2. 1. Check Model Settings ✓ 3. HDL Code Generation ✓ 3. Set HDL Options ✓ A.3.2. Generate RTL Code and IP Core	1.1. Set Target Device and Synthesis Tool Amalysis ('Triggers Update Diagram) Set Target Device and Synthesis Tool for HDL code gen Input Parameters Target platform: Generic Xilinx Platform Synthesis tool: Xilinx Vivado Family: Zynq UltraScale+ Package: Project folder: hdl.ipcore_prj Run This Task Result: Passed Passed Set Target Device and Synthesis Tool	neration Peration Tool version: 2020.1.1 Perice: xczu2cg-sfvc784-1-e Speed: ひ置参数并运行 I.	h Board Manager Refresh Browse
			Holp Apple
			nerp Appry
	_		





HDL Workflow Advisor - SensorHub/SensorHub		– 🗆 X
File Edit Run Help		
Find:		
	3.2. Generate RTL Code and IP Core	
V 🐻 HDL Workflow Advisor	Analysis ('Triggers Update Diagram)	
V 🔞 1. Set Target	Generate RTL code and IP core for embedded system	1
^1.1. Set Target Device and Synthesis Tool	1 Input Parameters	
1.2. Set Target Interface	IP core name: SensorHub_ip	
2. Prepare Model For HDL Code Generation	ID and any interior of a	
2.1. Check Model Settings	ir core version: 1.0	! !
 3.1 Set HDL Options 	IP core folder: hd1_ipcore_prj\ipcore\SensorHub_ip_v1_0	
A3.2. Generate RTL Code and IP Core	IP repository:	Browse
·/	Additional source files: D:\myWorkSpace\SoCFPGA_HIL_PlatformV2\PL\IIC_Sensor\i2c_bidir.v;	Add Source
	FPGA Data Capture buffer size: 128	· · · · · · · · · · · · · · · · · · ·
	FPGA Data Capture maximum sequence depth: 1	· · · · · · · · · · · · · · · · · · ·
	AXI4 Slave ID Width: 16	
	AXI4 slave port to pipeline register ratio: auto	
	Generate IP core report	
	Enable readback on AXI4 slave write registers	
	🔽 Generate default AXI4 slave interface	
		••••••
	2 Run This Task 沿罟会粉并法行	
	Result: O Passed	
	### Begin compilation of the model 'SensorHub'	
	### Generating HDL for 'SensorHub/SensorHub'.	
	### Using the config set for model <u>SensorHub</u> for HDL code generation parameters.	
	### Running HDL checks on the model 'SensorHub'.	
	### Applying HDL optimizations on the model 'SensorHub'	
		Help Apply





打开一个现有的工程



FPGA PL





Elle Edit Flow Tools Reports Window Layout View Help Q- Quick Access Synthesis Complete 🚽 → E E × ∞ V ▶ # ♦ Σ ≤ Ø × 📰 Default Layout Flow Navigator # @ ? _ BLOCK DE SIGN - HIL_System ? × Y PROJECT MANAGER Sources _× Design Signals ? _ 🗆 🖾 Diagram × Address Editor × 202 Settings Q ¥ ≑ + 2 ● 0 ø ۰ Add Sources √
□ Design Sources (1) Language Templates > . HIL_System_wrapper (HIL_System_wrapper.v) (1) ₽ IP Catalog >
Constraints (1) > 🗁 Simulation Sources (1) > 🗁 Utility Sources ✓ IP INTEGRATOR Create Block Design ZYNQ. Open Block Design ſ Generate Block Design Synthesis Complete Ē $\overline{\underline{X}}$ Hierarchy IP Sources Libraries Compile Order Run Simulation Synthesis successfully completed. Source File Properties ? _ D 🛛 × Next Y RTL ANALYSIS Run Implementation
 Open Synthesized De HIL_System_wrapper.v ← | → | ✿ > Open Elaborated Design Enabled ○ <u>V</u>iew Reports Locatit 两种途径均可cl.PGA_H ✓ SYNTHESIS Don't show this dialog again Run Synthesis Type: Verilog > Open Synthesized Design OK Cancel 0 (spa, M80, at 22, 50A, M 22, 50A, P lib ···· Library П 3.2 KB ✓ IMPLEMENTATION top parent B Run Implementation General Properties Open Implei Tcl Console x Messages Log Reports Design Runs 2 _ 0 6 Y PROGRAM AND DEBUG Q ≚ ≑ Ⅱ ⊑ Ⅲ 亩 A = ▼ II = BE BE II Adding component instance block = milina: comip:FIP0_UMMI_jp:1.0 - FIP0_UMMI_40000 jp.0 Adding component instance block = milina: comip:FIP0_UMMI40000 jp:1.0 - FIP0_UMMI40000 jp.0 Adding component instance block = milina: comip:Scatteril.1 = microstant.0 Adding component instance block = milina: comip:Scatteril.1 = microstant.0 Adding component instance block = milina: comip:Scatteril.1 = microstant.0 Adding component instance block = milina: comip:Scatteril.1 = microstant.0 Adding component instance block = milina: comip:Scatteril.1 = microstant.0 Adding component instance block = milina: comip:Scatteril.1 = microstant.0 Adding component instance block = milina: comip:Scatteril.1 = microstant.0 Adding component instance block = milina: comip:Scatteril.1 = microstant.0 Adding component instance block = milina: comip:Scatteril.1 = microstant.0 Adding component instance block = milina: comip:Scatteril.1 = microstant.0 Adding component instance block = milina: comip:Scatteril.1 = microstant.0 Adding component instance block = milina: comip:Scatteril.1 = microstant.0 Adding component instance block = milina: comip:Scatteril.1 = microstant.0 Adding component instance block = milina: comip:Scatteril.1 = microstant.0 Adding component instance block = milina: comip:Scatteril.1 = microstant.0 Adding component instance block = milina: comip:Scatteril.1 = microstant.0 Adding component instance block = milina: comip:Scatteril.1 = microstant.0 Adding component instance block = milina: comip:Scatteril.1 = microstant.0 Adding component instance block = milina: comip:Scatteril.1 = microstant.0 Adding component instance block = milina: comip:Scatteril.1 = microstant.0 Adding component instance block = milina: comip:Scatteril.1 = microstant.0 Adding component instance block = milina: comip:Scatteril.1 = microstant.0 Adding component instance block = milina: comip:Scatteril.1 = microstant.0 Adding component instant.0 Adding comip:Scatteril.1 = microstant.0 Adding comip:Scatteril.1 👫 Generate Bitstream ~ > Open Hardware Manager [Sum Dec 31 15:23:38 2023] Launched symth_1... Run output will be captured here: D:/my%orkSpace/SoCPFG&_HIL_Platform%2/IF/HIL_System/HIL_System.runs/symth_1/runne.log Type a Tcl command here

Source File: HIL_System_wrapper.v



Source File: HIL_System_wrapper.v





				III Default and
w Navigator 😤 0 ? _	BLOCK DESIGN - HIL_System	行过程中, 点击这个按钮可以看到当前的	信息汇总	E Deladit Cayour
PROJECT MANAGER				
Settions	Sources × Design Signals ? _ C	Diagram × Address Editor × IP Catalog × Project Summary ×		?
Add Sources		Overview Dashboard		
Aud Sources	✓			
Language remplates	HIL_System_wrapper (HIL_System_wrapper.v) (1)	Settings Edit		
P IP Catalog	Simulation Sources (1)	Project name: HIL_System		
P INTEGRATOR	> Utility Sources	Project location: D:myworkspace/sochPGA_Hit_Platformv2/IP/Hit_System Product family: Zyno UltraScale+		
Create Block Design		Project part xczu2cg-sfvc784-1-e		
Open Block Design		Top module name: HIL_System_wrapper		
Cenerate Block Design		Target language: Verilog		
Generale block Design		Simulator language: Mixed		
BIMULATION	Hierarchy IP Sources Libraries Compile Order			Commence I. Davida Oktober
Run Simulation		Synthesis	Implementation	Summary Route Status
	Source File Properties ? _ D 🛛 ×	Status: V Complete	Status: C Running write_bitstr	ream
TL ANALYSIS	● HIL_System_wrapper.v ← → 🌣	Messages: J 199 warnings	Messages: No errors or warning	18
Open Elaborated Design	C Serviced	Strategy: Vivado Synthesis Defaults	Strategy: Vivado Implementat	ion Defaults
VNTHERIC		Report Strategy: Vivado Synthesis Default Reports	Report Strategy: Vivado Implementat	ion Default Reports
Run Synthesis	Location. D.myworkspace/socrPGA_Hit_Plation/w2/P/Hit_	Incremental synthesis: None	Incremental implementation: None	
Onen Synthesized Design	Type: Verilog ····			
open of microiced beorgin	Library: dl_defaultlib	DRC Violations	Timing	Setup Hold Pulse Width
PLEMENTATION	Size: 3.2 KB	 No DRC violations were found. 	Worst Negative Slack (WNS): 4.945 ns	
Run Implementation	General Properties	* Implemented DRC Report	Total Negative Slack (TNS): 0 ns	
Open Implemented Design		St	11	
	Tcl Console × Messages Log Reports Design Runs			? _
OGRAM AND DEBUG	Q			
Generate Bitstream	□ launch_runs synth_1 = jobs 8			
Open Hardware Manager	 [Sun Dec 31 15:23:38 2023] Launched synth_1 Run output will be captured here: D:/myWorkSpace/SoCFPGA_HIL_P1 	atformV2/IP/HIL_System/HIL_System.runs/synth_1/runme.log		
	⊖ launch_runs impl_1 -jobs 8			
	[Sun Dec 51 15.29.05 2025] Launched impl_1 Aun output will be captured here: D:/myWorkSpace/SoCFPGA_HIL_P1	atformV2/IP/HIL_System/HIL_System.runs/inpl_1/runme.log		
	launch_runs impl_1 =to_step write_bitstream =jobs 8 [See Bas 23 15.25.08 0022] Lemek.d impl_1			
	Run output will be captured here: D:/myWorkSpace/SoCFPGA_HIL_P1	atform\2/IP/HIL_System/HIL_System.runs/impl_1/runne.log		
	N			

.xsa						
Edit Flow Tools Rep	orts <u>W</u> indow Layout <u>V</u> iew <u>H</u> elp ^C	Q- Quick Access				write_bitstream Compl
Brolest	. 🖞 🏟 ∑ 🚿 🖉 🖌 Das	ishboard 👻				I Default Lavout
Add Sources A	It-A RDWARE MANAGER - unconnected					
Close Project	No hardware target is open. Open target					
Close Hardware Manager						
Constraints	ardware ?	_ 🗆 🖂 🗙 Project Summary				? 🗆
	R. ≚ ⊕ Ø ▶ ≫ ■	Overview Dashbi	oard			
Checkpoint	lame	Status Connected Settings Edit				
IP	i localitost (0)	Project nome:	Lill System			
P Tayl Editor		Project location:	D:/myWorkSpace/SoCFPGA_HIL_PlatformV2/IP/HIL_System			
rex conor		Product family:	Zynq UltraScale+			
Import	Frank Hardware	Project part:	xczu2cg-sfvc784-1-e			
Exholi	Export Bitstream File	Top module name:	HIL_System_wrapper			
	Export Simulation	Simulator language.	e: Mixed			
Exit	Export ILA Data					
Run Simulation	<	> Synthesis		Implementation		Summary Route Status
TL ANALYSIS	Source File Properties ?	_ □ □ × Status:	- Complete	Status:	Complete	
Open Elaborated Design	HIL_System_wrapper.v	→ 🌣 Messages:	• 199 warnings	Messages:	No errors or warnings	
		A Part	xczu2cg-sfvc784-1-e	Part	xczu2cg-sfvc784-1-e	
YNTHESIS	Enabled	Strategy:	Vivado Synthesis Defaults	Strategy:	Vivado Implementation Defaults	
Run Synthesis	Location: D/myworkSpace/SoCFPC	GA_HIL_Plat Report Strategy: Incremental synthes	vivado synthesis Default Reports sis: None	Report Strategy:	None	
Open Synthesized Design	Type: Verilog ····	indentendi synute.		ind entential imprententiation.	None -	
	Library: dl_defaultlib ····	DRC Violations		Timing		Setup Hold Pulse Width
E Run Implementation	Size: 3.2 KB	No DRC violations	were found	Worst Negative Slack (WNS):	4 945 ns	
Open Implemented Design	Modified: Thursday 22/05/05 09:01:	:56 PM Implemented DRC	Report	Total Negative Slack (TNS);	0 ns	
Open implemented Design	Copied to: D:/myWorkSpace/SoCFPC	GA_HIL_Plat		Number of Failing Endpoints:	0	
ROGRAM AND DEBUG	General Properties			Total Number of Endpoints:	25751	
^{fi} Generate Bitstream						
Open Hardware Manager	Tcl Console Messages × Serial I/O L	Links Serial I/O Scans				? _
	Q ≍ ≑ ▼, 🕫 🖬 🖉	🕛 Warning (199) 🗹 🚯 Info (541)	3 Status (362) Show All			
	 [Vivado 12-3200] Please refer to 	to the DRC report (report_drc) for more inf	formation.			
	() [Designutils 20-2272] Running	write_bitstream with 2 threads.				
	[Vivado 12-1842] Bitgen Compl	leted Successfully.				
		all a star in an and star and a second star in a large star in the second star in the sec	DAOK	llected for your decign, onen the ucone	statistics, webtalk btml or usage, statistic	 webtalk yeal file in the

输出一个硬件说明文件来和SDK一起运用



🝌 Export Hardware Platform	×
Output Set the platform properties to inform downstream tools of the intended use of the target platform's hardware design.	4
 Pre-synthesis This platform includes a hardware specification for downstream software tools. Include bitstream This platform includes the complete hardware implementation and bitstream, in addition to the hardware specification for 	
software tools.	
	1
< <u>B</u> ack <u>N</u> ext > <u>F</u> inish Car	ncel

🝌 Export Hardwar	re Platform	×
Files Enter the name o	of your hardware platform file, and the directory where the XSA file will be stored.	4
XSA file name:	HIL_System_wrapper	\otimes
Export to:	D:/myWorkSpace/SoCFPGA_HIL_PlatformV2/IP/HIL_System	
	The XSA will be written to: D:\myWorkSpace\SoCFPGA_HIL_PlatformV2\IP\HIL_System\HIL_System_wrapper.xsa	
	记住这个路径,稍后要导入该文件到vitis工程中	
	< <u>B</u> ack <u>N</u> ext > <u>F</u> inish Canc	el

4.3	
4.3.1 1.	
MATLAB 2021a PL PL.prj	
.\Tools\CopyModelCode2VitisPrj.m	vitis
<pre>vitisPrjPath = 'D:\myWorkSpace\RflySimCourse\socfpga- unzip('code\Model.zip','Tools\Model') delete .\Tools\Model\code\Model_ert_rtw\ert_main.c .' copyfile('.\Tools\Model',[vitisPrjPath,'HIL_APP\src\Ta rmdir Tools\Model s</pre>	hil-vitis\'; \Tools\Model\code\Model_ert_rtw\buildInfo.mat .\Tools\Model\code\Moc `askINT\Model'])
vitisPrjPath Vitis 4.3.2 2.	
Xilinx	

hdlsetuptoolpath('ToolName','Xilinx Vivado','ToolPath','D:\Xilinx\Vivado\2020.1\bin\vivado.bat');

- PL\Model\H250DegradedParamInit4S.m
- PL\HIL_System\SensorParamInit.m

 $\bullet \ {\tt PL\HIL_System\HIL_System.slx}$

model

.



Model



4.3.2 2.

- 60/82 -

Variable Name	Class	Storage Class	
BoardRotation	double	ExportedGlobal	~ ^
EfficiencyMatrix	double	ExportedGlobal	¥
IST8310 ConvertRatio	double	ExportedGlobal	*
ModelFail Airframe load J	double	ExportedGlobal	▼ =
ModelFail Airframe load P	double	ExportedGlobal	*
	double	ExportedGlobal	¥ -
ModelFail_Airframe_load_m	double	ExportedGlobal	*
ModelFail_env_P_wind	double	ExportedGlobal	*
ModelFail_motor_isEnable	double	ExportedGlobal	*
ModelFail_motor_kCt	double	ExportedGlobal	*
ModelFail_motor_kTc	double	ExportedGlobal	*
ModelFail_motor_kw	double	ExportedGlobal	*
Modellnit_AngEuler	double	ExportedGlobal	*
Modellnit_PosE	double	ExportedGlobal	*
Modellnit_RateB	double	ExportedGlobal	*
Modellnit_VelB	double	ExportedGlobal	*
ocks using selected variable 在脚本中定义的参	は は の	样时间以外 「设置为ExportedGlo ent	bal
	Buil	d Cancel He	elp



• PL\Tools\CopyModelCode2VitisPrj.m

Vitis HIL System.slx

4.3.3 3. .xsa

FPGA

FPGA xsa

FPGA

xsa vitis

y-sim-rt-	vitis -	- Vitis IDE					
Edit	Sear	rch Xilinx	Project	Window	Help		
BQ	8	- 🔨 -	D 💋	■ 茶 ▼	0 - 1	? - 1%	Þ (Þ
plorer 8	×			Ē	\$		
HIL_APP	p_sys	tem [rfly-s	im-rt-vitis	master] [HIL_System]	
🚱 HIL /	APP	[rfly-sim-rt	-vitis mas	ter] [stand	lalone on p	su_cort	exa
🕞 _ide							
🕞 Debi	ug ace						
	APP s	system.spri					
HIL_Sy:		New Y					
🕞 bitsi		-New					>
🕞 exp	Ē	Paste				Ctrl+	V
🕞 hw	×	Delete				Delet	e
🕞 logs	\$	Refresh				E	5
icar tem	2	Import So	ources				
Z zync	4	Export as	Archive				
🕞 zync		Build Proi	ect				
📢 plat		Clean Pro	iect				
		-					
		Compare	With				>
		Replace V	Vith				>
	-	Copy refe	renced fi	les into pro	oject		
	E.	Update H	ardware	Specificatio	on		
sistant		Team					>
HIL_AP							
		Run As					>
🔅 HIL		Dala 1					
() HIL_ () R		Debug As	;				>
	Edit plorer 2 HIL_API HIL_API HIL_API HIL_C Rele HIL_Syr Free bitsi Free bitsi F	Edit Sear Plorer X HIL_APP_sys HIL_APP HIL_APP HIL_APP Release HIL_APP HIL_Syr Pointsi Point	Edit Search Xilinx Edit Search Xilinx Search Xilinx Florer X HIL_APP_system [rfly-sim-rt File Debug Release HIL_APP system.spri HIL_Syr New Paste	Edit Search Xilinx Project Image: Search Image: Search Image: Search Image: Search Image: Search Image: S	Edit Search Xilinx Project Window Image:	Edit Search Xilinx Project Window Help Image: Search Xilinx Project Image: Search Image: Search Image: Search plorer Image: Search Image: Search Image: Search Image: Search Image: Search plorer Image: Search Image: Search Image: Search Image: Search Image: Search HIL_APP system.spri Image: Hill_System.spri Image: Search Image: Search Image: Search Image: Search <t< th=""><th>Edit Search Xilinx Project Window Help Image: Search Image: Search Image: Search Image: Search Image: Search plorer Image: Search Image: Search Image: Search Image: Search HIL_APP_system [rfly-sim-rt-vitis master] [standalone on psu_corth Image: Search Image: Search Image: Search Image: Search Image: Search Image: Searc</th></t<>	Edit Search Xilinx Project Window Help Image: Search Image: Search Image: Search Image: Search Image: Search plorer Image: Search Image: Search Image: Search Image: Search HIL_APP_system [rfly-sim-rt-vitis master] [standalone on psu_corth Image: Search Image: Search Image: Search Image: Search Image: Search Image: Searc



4.3.4 3.

Vitis 2020.1 Vitis

Note

HIL_APP_system Release	e			
💙 rfly-sim-rt-vitis - Vitis IDE				
File Edit Search Xilinx Project Wi	ndow Help			
🖻 • 🖩 🕼 🔁 🥵 • 🗖 🖉 🖬	🏘 🕶 🔘 🕶 🛷 🕶 🏷	< ▼		
Explorer 🖾 1 Debug				
HIL APP system	System]			
HIL_APP [rfly-sim-rt-vitis master]	[standalone on psu_corte:	(a53_0]		
🖳 🔁 🕞 _ide				
> 🔁 Debug				
> 🔁 Release				
🔏 HIL_APP_system.sprj				
✓ ➡ HIL_System [rfly-sim-rt-vitis master]				
> 📴 bitstream				
> 📴 export				
> 📴 hw				
> 📴 logs				
> 📴 psu_cortexa53_0				
> 📴 tempdsa				
> 📴 zynqmp_fsbl				
> 📴 zynqmp_pmufw				
📢 platform.spr				
BOOT.BIN				
	-vitis > HIL_APP_system > I	Release⇒ sd_card⇒	~ C	
へ 名称	修改日期	类型	大小	
BOOT.BIN	2023/12/31 17:28	BIN 文件	6,172 KB	
README.txt	2023/12/31 17:28	文本文档	1 KB	

BOOT.BIN SD

4.4		
	vitis	
	rfly-sim-rt-vitis\HIL_APP\src\Config\config.c C	ADD_PARAM()
<pre>const Mo { /// ///</pre>	ADD_PARAM(Mass,&ModelParam_Airframe_m,1), ADD_PARAM(C_md,ModelParam_envC_md,3), ADD_PARAM(J,ModelParam_Airframe_J,9), ADD_PARAM(motorCr,&ModelParam_motorCr,1), ADD_PARAM(motorFitType,&ModelParam_motorFitType,1), ADD_PARAM(motorFitType,&ModelParam_motorFitType,1), ADD_PARAM(motorJm,&ModelParam_motorJm,1), ADD_PARAM(motorIm, &ModelParam_motorJm,1), ADD_PARAM(motorKateCurveCoeffi,ModelParam_motorRateCurveC ADD_PARAM(motorKateCurveCoeffi,ModelParam_motorRateCurveC ADD_PARAM(motorCr,&ModelParam_motorTc,1), ADD_PARAM(motorKateCurveCoeffi,ModelParam_motorRateCurveC ADD_PARAM(motorTc,&ModelParam_motorTc,1), ADD_PARAM(motorCr,&ModelParam_motorTc,1), ADD_PARAM(motorCr,&ModelParam_motorCt,1), ADD_PARAM(motorCr,&ModelParam_motorCt,1), ADD_PARAM(noiseVarAcc0, ModelParam_NoiseVarAcc0,3), ADD_PARAM(NoiseVarAcc0, ModelParam_NoiseVarAcc0,3), ADD_PARAM(NoiseVarMag0, ModelParam_NoiseVarMag0,3), ADD_PARAM(NoiseVarMag0, ModelParam_NoiseVarMag0,3), ADD_PARAM(CopterID,&RflySimCopterID,1), ADD_PARAM(CotorDirection, RotorDirectionVector, 8), ADD_PARAM(EfficiencyMatrix, EfficiencyMatrix, 48),	Coeffi,3),
};	<pre>ADD_PARAM(BoardRotation, BoardRotation,3), ADD_PARAM(IST8310_ConvertRatio, &IST8310_ConvertRatio,1), ADD_PARAM(Using_OneShot, &Using_OneShot,1)</pre>	

ADD_PARAM()

```
#define ADD_PARAM(_name, _addr, _len)\
    {\
        .name = #_name,\
        .addr = (double *)_addr, \
        .len = _len \
}
```

ADD_PARAM()

ADD_PARAM(Using_OneShot, &Using_OneShot,1)

C/C++

ADD_PARAM(BoardRotation, BoardRotation,3)

_____ json

json

4.4

5.			
5.1			
MkDocs	WSL		

1.	mkdocs.org
1.1	pip install mkdocs-pdf-export-plugin mkdocs.yml
pl	ugins: - pdf-export
1.2	2 pip install pymdown-extensions
1.3	pip install markdown-callouts <u>https://github.com/sondregronas/mkdocs-callouts</u>
1.4	pip install mdx-gh-links
1.5	pip install mkdocs-click
1.6	pip install mkdocs-autorefs
1.7	<pre>pip install mkdocstrings pip install 'mkdocstrings[crystal,python]'</pre>
1.8	<pre>B pip install mkdocs-gitbook</pre>
1.9) pip install mkdocs-with-pdf
pl	ugins: - with-pdf
1.1	0 pip install markdown-checklist
ma	<pre>irkdown_extensions:</pre>
1.1	1 pip install mkdocs-video
pl	ugins: - mkdocs-video
1.1	2 pip install mkdocs-git-revision-date-localized-plugin
pl	ugins: - git-revision-date-localized
1.1	3 pip install markdown-captions pip install mkdocs-video
ma	rkdown_extensions: - markdown_captions
1.1	4 pip install mkdocs-resize-images
pl	ugins:

- resize-images

1.15 pip install mkdocs-git-latest-changes-plugin		
plugins:		
- git-tatest-changes		
1.16 pip install mkdocs-latest-release-plugin		
plugins:		
- git-latest-release		
2. Git		

2.1 WSL Git

git config --global user.name "Your Name"
git config --global user.email "email@example.com"

2.2 ssh key

ssh-keygen -t ed25519 -C "your_email@example.com"

ssh-keygen -t rsa -b 4096 -C "your_email@example.com"

Your public key has been saved in /home/kcx064/.ssh/id_ed25519.pub

cat .pub

cat /home/kcx064/.ssh/id_ed25519.pub

github SSH keys

2.3 Git lfs

sudo apt-get install git-lfs

3.					
3.1	git clone https://github.	com/RflyBUAA/Rfly	SimRTDoc.git		
3.2	git checkout master (gh-pages	,	gh-pages)	
3.3	markdown				
3.4	mkdocs build	/ site			
3.5	mkdocs serve				
3.6	mkdocs gh-deploy site				
3.7	mkdocs gh-deploy	push	git push ori	gin gh-pages	
3.8	master				

6.

6.1 MkDocs Plugins

A Guide to installing, using and creating MkDocs Plugins

6.1.1 Installing Plugins

Before a plugin can be used, it must be installed on the system. If you are using a plugin which comes with MkDocs, then it was installed when you installed MkDocs. However, to install third party plugins, you need to determine the appropriate package name and install it using pip :

pip install mkdocs-foo-plugin

Warning

Installing an MkDocs plugin means installing a Python package and executing any code that the author has put in there. So, exercise the usual caution; there's no attempt at sandboxing.

Once a plugin has been successfully installed, it is ready to use. It just needs to be <u>enabled</u> in the configuration file. The <u>Catalog</u> repository has a large ranked list of plugins that you can install and use.

6.1.2 Using Plugins

The plugins configuration option should contain a list of plugins to use when building the site. Each "plugin" must be a string name assigned to the plugin (see the documentation for a given plugin to determine its "name"). A plugin listed here must already be installed.

plugins: - search

Some plugins may provide configuration options of their own. If you would like to set any configuration options, then you can nest a key/value mapping (<code>option_name: option value</code>) of any options that a given plugin supports. Note that a colon (:) must follow the plugin name and then on a new line the option name and value must be indented and separated by a colon. If you would like to define multiple options for a single plugin, each option must be defined on a separate line.

plugins: - search: lang: en foo: bar For information regarding the configuration options available for a given plugin, see that plugin's documentation.

For a list of default plugins and how to override them, see the <u>configuration</u> documentation.

6.1.3 Developing Plugins

Like MkDocs, plugins must be written in Python. It is generally expected that each plugin would be distributed as a separate Python module, although it is possible to define multiple plugins in the same module. At a minimum, a MkDocs Plugin must consist of a <u>BasePlugin</u> subclass and an <u>entry point</u> which points to it.

BasePlugin

A subclass of mkdocs.plugins.BasePlugin should define the behavior of the plugin. The class generally consists of actions to perform on specific events in the build process as well as a configuration scheme for the plugin.

All BasePlugin subclasses contain the following attributes:

config_scheme

A tuple of configuration validation instances. Each item must consist of a two item tuple in which the first item is the string name of the configuration option and the second item is an instance of mkdocs.config.config.options.BaseConfigOption or any of its subclasses.

For example, the following config_scheme defines three configuration options: foo, which accepts a string; bar, which accepts an integer; and baz, which accepts a boolean value.

```
class MyPlugin(mkdocs.plugins.BasePlugin):
    config_scheme = (
        ('foo', mkdocs.config.config_options.Type(str, default='a default value')),
        ('bar', mkdocs.config.config_options.Type(int, default=0)),
        ('baz', mkdocs.config.config_options.Type(bool, default=True))
    )
```
New in version 1.4

Subclassing Config to specify the config schema

To get type safety benefits, if you're targeting only MkDocs 1.4+, define the config schema as a class instead:

```
class MyPluginConfig(mkdocs.config.base.Config):
    foo = mkdocs.config.config_options.Type(str, default='a default value')
    bar = mkdocs.config.config_options.Type(int, default=0)
    baz = mkdocs.config.config_options.Type(bool, default=True)
class MyPlugin(mkdocs.plugins.BasePlugin[MyPluginConfig]):
    ...
```

Examples of config definitions

• Example

```
from mkdocs.config import base, config_options as c

class _ValidationOptions(base.Config):
    enabled = c.Type(bool, default=True)
    verbose = c.Type(bool, default=False)
    skip_checks = c.ListOfItems(c.Choice(('foo', 'bar', 'baz')), default=[])

class MyPluginConfig(base.Config):
    definition_file = c.File(exists=True)  # required
    checksum_file = c.Optional(c.File(exists=True))  # can be None but must exist if specified
    validation = c.SubConfig(_ValidationOptions)
```

From the user's point of view SubConfig is similar to Type(dict), it's just that it also retains full ability for validation: you define all valid keys and what each value should adhere to.

And ListOfItems is similar to Type(list), but again, we define the constraint that each value must adhere to.

This accepts a config as follows:

```
my_plugin:
    definition_file: configs/test.ini  # relative to mkdocs.yml
    validation:
        enabled: !ENV [CI, false]
        verbose: true
        skip_checks:
            - foo
            - baz
```

```
• Example
```

```
import numbers
from mkdocs.config import base, config_options as c

class _Rectangle(base.Config):
    width = c.Type(numbers.Real)  # required
    height = c.Type(numbers.Real)  # required

class MyPluginConfig(base.Config):
    add_rectangles = c.ListOfItems(c.SubConfig(_Rectangle))  # required
```

In this example we define a list of complex items, and that's achieved by passing a concrete SubConfig to ListOfItems.

This accepts a config as follows:

my_plugin: add_rectangles: vidth: 5 height: 7 vidth: 12 height: 2

When the user's configuration is loaded, the above scheme will be used to validate the configuration and fill in any defaults for settings not provided by the user. The validation classes may be any of the classes provided in mkdocs.config.config_options or a third party subclass defined in the plugin.

Any settings provided by the user which fail validation or are not defined in the config_scheme will raise a mkdocs.config.base.ValidationError.

config

A dictionary of configuration options for the plugin, which is populated by the load_config method after configuration validation has completed. Use this attribute to access options provided by the user.

```
def on_pre_build(self, config, **kwargs):
    if self.config['baz']:
        # implement "baz" functionality here...
```

New in version 1.4

Safe attribute-based access

To get type safety benefits, if you're targeting only MkDocs 1.4+, access options as attributes instead:

```
def on_pre_build(self, config, **kwargs):
    if self.config.baz:
        print(self.config.bar ** 2) # OK, `int ** 2` is valid.
```

All BasePlugin subclasses contain the following method(s):

load_config(options)

Loads configuration from a dictionary of options. Returns a tuple of (errors, warnings). This method is called by MkDocs during configuration validation and should not need to be called by the plugin.

on_<event_name>()

Optional methods which define the behavior for specific <u>events</u>. The plugin should define its behavior within these methods. Replace <<u>event_name></u> with the actual name of the event. For example, the <u>pre_build</u> event would be defined in the <u>on_pre_build</u> method.

Most events accept one positional argument and various keyword arguments. It is generally expected that the positional argument would be modified (or replaced) by the plugin and returned. If nothing is returned (the method returns None), then the original, unmodified object is used. The keyword arguments are simply provided to give context and/or supply data which may be used to determine how the positional argument should be modified. It is good practice to accept keyword arguments as **kwargs. In the event that additional keywords are provided to an event in a future version of MkDocs, there will be no need to alter your plugin.

For example, the following event would add an additional static_template to the theme config:

```
class MyPlugin(BasePlugin):
    def on_config(self, config, **kwargs):
        config['theme'].static_templates.add('my_template.html')
        return config
```

New in version 1.4

To get type safety benefits, if you're targeting only MkDocs 1.4+, access config options as attributes instead:

```
def on_config(self, config: MkDocsConfig):
    config.theme.static_templates.add('my_template.html')
    return config
```

Events

There are three kinds of events: <u>Global Events</u>, <u>Page Events</u> and <u>Template Events</u>.

• See a diagram with relations between all the plugin events

- The events themselves are shown in yellow, with their parameters.
- Arrows show the flow of arguments and outputs of each event. Sometimes they're omitted.
- The events are chronologically ordered from top to bottom.
- Dotted lines appear at splits from global events to per-page events.
- Click the events' titles to jump to their description.

One-time Events

One-time events run once per mkdocs invocation. The only case where these tangibly differ from <u>global events</u> is for mkdocs serve : global events, unlike these, will run multiple times -- once per build.

on_startup

::: mkdocs.plugins.BasePlugin.on_startup
options:
show_root_heading: false
show_root_toc_entry: false

on shutdown

::: mkdocs.plugins.BasePlugin.on_shutdown
options:
show_root_heading: false
show_root_toc_entry: false

on_serve

::: mkdocs.plugins.BasePlugin.on_serve
options:
show_root_heading: false
show_root_toc_entry: false

Global Events

Global events are called once per build at either the beginning or end of the build process. Any changes made in these events will have a global effect on the entire site.

on_config

::: mkdocs.plugins.BasePlugin.on_config
options:
show_root_heading: false
show root_toc_entry: false

on_pre_build

::: mkdocs.plugins.BasePlugin.on_pre_build
options:
show_root_heading: false
show_root_toc_entry: false

on_files

::: mkdocs.plugins.BasePlugin.on_files
options:
show_root_heading: false
show_root_toc_entry: false

on_nav

::: mkdocs.plugins.BasePlugin.on_nav
options:
show_root_heading: false
show_root_toc_entry: false

on_env

::: mkdocs.plugins.BasePlugin.on_env
options:
show_root_heading: false
show_root_toc_entry: false

on_post_build

::: mkdocs.plugins.BasePlugin.on_post_build
options:
show_root_heading: false
show_root_toc_entry: false

on_build_error

::: mkdocs.plugins.BasePlugin.on_build_error
options:
show_root_heading: false
show_root_toc_entry: false

Template Events

Template events are called once for each non-page template. Each template event will be called for each template defined in the <u>extra_templates</u> config setting as well as any <u>static_templates</u> defined in the theme. All template events are called after the <u>env</u> event and before any <u>page events</u>.

on_pre_template

::: mkdocs.plugins.BasePlugin.on_pre_template
options:
show_root_heading: false
show_root_toc_entry: false

on_template_context

::: mkdocs.plugins.BasePlugin.on_template_context
options:
show_root_heading: false
show_root_toc_entry: false

on_post_template

::: mkdocs.plugins.BasePlugin.on_post_template
options:
show_root_heading: false
show_root_toc_entry: false

Page Events

Page events are called once for each Markdown page included in the site. All page events are called after the <u>post_template</u> event and before the <u>post_build</u> event.

on_pre_page

::: mkdocs.plugins.BasePlugin.on_pre_page
options:
show_root_heading: false
show_root_toc_entry: false

on_page_read_source

::: mkdocs.plugins.BasePlugin.on_page_read_source
options:
show_root_heading: false
show_root_toc_entry: false

on_page_markdown

::: mkdocs.plugins.BasePlugin.on_page_markdown
options:
show_root_heading: false
show_root_toc_entry: false
on_page_content
::: mkdocs.plugins.BasePlugin.on_page_content
options:
show_root_heading: false
show_root_toc_entry: false
on_page_context
::: mkdocs.plugins.BasePlugin.on_page_context

options: show_root_heading: false show_root_toc_entry: false

on_post_page

::: mkdocs.plugins.BasePlugin.on_post_page
options:
show_root_heading: false
show_root_toc_entry: false

Event Priorities

For each event type, corresponding methods of plugins are called in the order that the plugins appear in the plugins config.

Since MkDocs 1.4, plugins can choose to set a priority value for their events. Events with higher priority are called first. Events without a chosen priority get a default of 0. Events that have the same priority are ordered as they appear in the config.

::: mkdocs.plugins.event_priority

There may also arise a need to register a handler for the same event at multiple different priorities.

CombinedEvent makes this possible since MkDocs 1.6.

::: mkdocs.plugins.CombinedEvent

Handling Errors

MkDocs defines four error types:

::: mkdocs.exceptions.MkDocsException

::: mkdocs.exceptions.ConfigurationError

::: mkdocs.exceptions.BuildError

::: mkdocs.exceptions.PluginError

Unexpected and uncaught exceptions will interrupt the build process and produce typical Python tracebacks, which are useful for debugging your code. However, users generally find tracebacks overwhelming and often miss the helpful error message. Therefore, MkDocs will catch any of the errors listed above, retrieve the error message, and exit immediately with only the helpful message displayed to the user.

Therefore, you might want to catch any exceptions within your plugin and raise a PluginError, passing in your own custom-crafted message, so that the build process is aborted with a helpful message.

The <u>on_build_error</u> event will be triggered for any exception.

For example:

Logging in plugins

To ensure that your plugins' log messages adhere with MkDocs' formatting and --verbose / --debug flags, please write the logs to a logger under the mkdocs.plugins. namespace.

Example

log.error() is another logging level that is differentiated by its look, but in all other ways it functions the same as
warning, so it's strange to use it. If your plugin encounters an actual error, it is best to just interrupt the build by
raising [mkdocs.exceptions.PluginError][mkdocs.exceptions.PluginError] (which will also log an ERROR message).

New

New in MkDocs 1.5

MkDocs now provides a get_plugin_logger() convenience function that returns a logger like the above that is also prefixed with the plugin's name.

```
::: mkdocs.plugins.get_plugin_logger
```

Entry Point

Plugins need to be packaged as Python libraries (distributed on PyPI separate from MkDocs) and each must register as a Plugin via a setuptools entry_points. Add the following to your setup.py script:

```
entry_points={
    'mkdocs.plugins': [
        'pluginname = path.to.some_plugin:SomePluginClass',
    ]
}
```

The pluginname would be the name used by users (in the config file) and path.to.some_plugin:SomePluginClass would be the importable plugin itself (from path.to.some_plugin import SomePluginClass) where SomePluginClass is a

subclass of BasePlugin which defines the plugin behavior. Naturally, multiple
Plugin classes could exist in the same module. Simply define each as a separate
entry point.
entry_points={
'mkdocs.plugins': [
'featureA = path.to.my_plugins:PluginA',
'featureB = path.to.my_plugins:PluginB'
]
}
Note that registering a plugin does not activate it. The user still needs to
tell MkDocs to use it via the config.
Dublichie e. c. Dhusin

Publishing a Plugin

You should publish a package on PyPI, then add it to the <u>Catalog</u> for discoverability. Plugins are strongly recommended to have a unique plugin name (entry point name) according to the catalog.